Author:
Chen Jijing,Ding Kaixuan,Pi Yihan,Zhang Shoujun,Li Jiao,Tian Zhen
Reference49 articles.
1. Electronic Failure Analysis Handbook: Techniques and Applications for Electronic and Electrical Packages, Components, and Assemblies;Martin,1999
2. K.C. Cheng, K.S. Li, A.Y. Huang, J.W. Li, L.L. Chen, N.C. Tsai, S.J. Wang, C.S. Lee, L. Chou, P.Y.-Y. Liao, H.C. Liang, J.E.. Chen, Wafer-level test path pattern recognition and test characteristics for test-induced defect diagnosis, in: Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), IEEE, 2020, pp. 1710–1. 〈https://doi.org/10.23919/date48585.2020.9116546〉.
3. Post-silicon gate-level error localization with effective and combined trace signal selection;Kumar;IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.,2018
4. Optical beam-based defect localization methodologies for open and short failures in micrometer-scale 3-D TSV interconnects;Jacobs;IEEE Trans. Compon. Hybrids Manuf. Technol.,2020
5. 3-D wire bondless switching cell using flip-chip-bonded silicon carbide power devices;Seal;IEEE Trans. Power Electron.,2017