Author:
Padmavathy T.V.,Saravanan S.,Vimalkumar M.N.
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software
Reference17 articles.
1. Low power and low area VLSI implementation of vedic design FIR filter for ECG signal de-noising;Sumalatha;Microprocess Microsyst.,2019
2. Carry-select adder;Bedrij;IRE Trans. Electron. Comput.,1962
3. Design of linear phase FIR filters with high probability of achieving minimum number of adders;Shi;IEEE Trans. Circt. Syst. I,2010
4. Evaluation of power efficient FIR filter for FPGA based DSP applications;Bhattacharjee;Procedia Technol.,2013
5. A methodology for implementing decimator FIR filters on FPGA;Harize;AEU-Int. J. Electron. Commun.,2013
Cited by
22 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献