1. Parameterizable floating-point library for arithmetic operations in FPGAs;Sánchez,2009
2. Tradeoff of FPGA design of a floating-point library for arithmetic operators;Munoz;J. Integr. Circuits Syst.,2010
3. Narasimhan, D., Fernandes, D., Raj, V.K., Dorenbosch, J., Bowden, M., Kapoor, V.S.A 100MHz FPGA based floating point Adder. Proceedings of the IEEE Conference on Custom Integrated Circuits, USA., 3.1.1–3.1.4.
4. Analysis of high performance floating-point arithmetic on FPGAs;Zhou,2004
5. A design of high speed double precision floating point adder using macro modules”;Huang,2005