1. B. Bentley, Validating the Intel Pentium 4 microprocessor, in: Design Automation Conference, 2001, pp. 244–248.
2. A. Clouard, G. Mastrorocco, F. Carbognani, A. Perrin, F. Ghenassia, Towards bridging the precision Gap between SoC transactional and Cycle-Accurate level, DATE 2002, Paris, Designer Forum, 2002, pp. 22–29.
3. C. Sudhanshu, J. Rohit, C. Kalyana, S. Reddy, Performance evaluation of Interconnect using Sysprobes, Nikkie Electronics, 2002.
4. Rohit Jindal, Kshitiz Jain, Verification of transaction-level SystemC models using RTL test-benches, MEMOCODE 2003, 2003.
5. Transaction-Level Modeling with SystemC: TLM Concepts and Application for Embedded Systems;Ghenassia,2005