Real-time task scheduling for FPGA-based multicore systems with communication delay-Reference-Cited by-同舟云学术

Real-time task scheduling for FPGA-based multicore systems with communication delay

Published:2022-04 Issue: Volume:90 Page:104468
ISSN:0141-9331
Container-title:Microprocessors and Microsystems
language:en
Short-container-title:Microprocessors and Microsystems

Author:

Xu Jinyi^ORCID,Li Kaixuan,Chen Yixiang

Funder

East China Normal University

National Basic Research Program of China

Ministry of Education of the People's Republic of China

Publisher

Elsevier BV

Subject

Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software

Reference38 articles.

1. R.K. Gupta, G. De Micheli, System-level synthesis using re-programmable components, in: [1992] Proceedings the European Conference on Design Automation, 1992, pp. 2–7.

2. Real-Time Systems;Liu,2000

3. Introduction to embedded systems - a cyber-physical systems approach;Lee,2015

4. An integrated Petri net and GA-based approach for performance optimisation of bicycle sharing systems;Kadri;Eur. J. Ind. Eng.,2015

5. Computers and Intractability: A Guide to the Theory of NP-Completeness;Garey,1979

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Heterogeneous Multicore Co-scheduling Algorithm Based on Multi-characteristic Fuzzy Cluster;Communications in Computer and Information Science;2023

2. Efficient tasks scheduling in multicore systems integrated with hardware accelerators;The Journal of Supercomputing;2022-11-27

3. FLIA: Architecture of Collaborated Mobile GPU and FPGA Heterogeneous Computing;Electronics;2022-11-16

4. A security-aware hardware scheduler for modern multi-core systems with hard real-time constraints;Microprocessors and Microsystems;2022-11

5. Work-in-Progress: Scheduler for Collaborated FPGA-GPU-CPU Based on Intermediate Language;2022 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS);2022-10