Author:
Saponara S.,Fanucci L.,Coppola M.
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software
Reference55 articles.
1. Introduction to the tiled HW architecture of SHAPES;Paolucci;IEEE DATE,2007
2. P.S. Paolucci, A. Jerraya, R. Leupers, L. Thiele, P. Vicini, SHAPES: a tiled scalable software hardware architecture platform for embedded systems, in: Proc. Int. Conf. Hardware/Software Codesign and System Synthesis, 2006, pp. 167–172.
3. N. Parakh, A. Mittal, R. Niyogi, Optimization of MPEG 2 encoder on Cell B.E. Processor, IEEE Int. Advanced Computing Conference (2009) 423-427.
4. The GPU computing era;Nickolls;IEEE Micro.,2010
5. Motion estimation and CABAC VLSI co-processors for real-time high-quality H.264/AVC video coding;Saponara;Microprocess. Microsyst.,2010
Cited by
13 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. FGG: Feedback Guided Generation to Accelerate Functional Coverage Closure on Network-on-Chip Processors;2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID);2024-01-06
2. Seed Selector: A Tree Evaluation Mechanism to Speed Up Functional Coverage Collection in Hardware Verification Environments;Lecture Notes in Networks and Systems;2024
3. Improving the Functional Coverage Closure of Network-on-Chip using Particle Swarm Optimization;2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD);2023-07-03
4. Improving Functional Coverage of Network-On-Chip Using Differential Evolution;2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME);2023-06-18
5. Improving the Functional Coverage Closure of Network-on-Chip using Genetic Algorithm;2023 IEEE International Symposium on Circuits and Systems (ISCAS);2023-05-21