Zero-load predictive model for performance analysis in deflection routing NoCs-Reference-Cited by-同舟云学术

Zero-load predictive model for performance analysis in deflection routing NoCs

Published:2015-11 Issue:8 Volume:39 Page:634-647
ISSN:0141-9331
Container-title:Microprocessors and Microsystems
language:en
Short-container-title:Microprocessors and Microsystems

Author:

Weldezion Awet Yemane,Grange Matt,Jantsch Axel,Tenhunen Hannu,Pamunuwa Dinesh

Publisher

Elsevier BV

Subject

Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software

Reference38 articles.

1. Mathematical formalisms for performance evaluation of networks-on-chip;Kiasari;ACM Comput. Surv.,2013

2. Applying new scheduling theory to static priority pre-emptive scheduling;Audsley;Softw. Eng. J.,1993

3. Analysis of worst-case delay bounds for on-chip packet-switching networks;Qian;IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2010

4. Dataflow analysis for real-time embedded multiprocessor system design;Bekooij,2005

5. Non-stationary traffic analysis and its implications on multicore platform design;Bogdan;IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2011

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Performance Analysis of 2D and 3D Bufferless NoCs Using Markov Chain Models;Technologies;2022-02-02

2. Towards an Analytical Model of Latency in Deflection Routing: A Stochastic Process Approach for Bufferless NoCs;2021 10th International Conference on Modern Circuits and Systems Technologies (MOCAST);2021-07-05

3. Analysis of software and hardware-accelerated approaches to the simulation of unconventional interconnection networks;Simulation Modelling Practice and Theory;2020-09

4. FPGA Accelerated NoC-Simulation;Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies;2017-06-07