Cross-layer analysis of software fault models and countermeasures against hardware fault attacks in a RISC-V processor-Reference-Cited by-同舟云学术

Cross-layer analysis of software fault models and countermeasures against hardware fault attacks in a RISC-V processor

Author:

Laurent Johan,Beroulle Vincent,Deleuze Christophe,Pebay-Peyroula Florian,Papadimitriou Athanasios

Funder

Agence Nationale de la Recherche

Publisher

Elsevier BV

Subject

Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software

Reference27 articles.

1. On the importance of checking cryptographic protocols for faults;Boneh,1997

2. Joint Interpretation Library, “Application of attack potential to smartcards.” Jan-2013.

3. High level model of control flow attacks for smart card functional security;Berthomé,2012

4. Synthesis of fault attacks on cryptographic implementations;Barthe,2014

5. QEMU-Based fault injection for a system-level analysis of software countermeasures against fault attacks;Höller,2015

Cited by 13 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Fast Low-Level Error Detection Technique;2024 54th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN);2024-06-24

3. CIFER: Code Integrity and control Flow verification for programs Executed on a RISC-V core;2023 IEEE International Symposium on Hardware Oriented Security and Trust (HOST);2023-05-01