1. Reactive-associative caches;Vijaykumar,2011
2. Way-tagged cache: an energy-efficient L2 cache architecture under write-through policy;Dai,2009
3. Soft error rates in 65 nmSRAMs: analysis of new phenomena;Ruckerbauer,2007
4. Balancing performance and reliability in the memory hierarchy;Asadi,2005
5. Reducing of error vulnerability of data caches;Vera,2007