An FPGA implementation of a neural optimization of block truncation coding for image/video compression-Reference-Cited by-同舟云学术

An FPGA implementation of a neural optimization of block truncation coding for image/video compression

Published:2007-12 Issue:8 Volume:31 Page:477-486
ISSN:0141-9331
Container-title:Microprocessors and Microsystems
language:en
Short-container-title:Microprocessors and Microsystems

Author:

Saif Sherif,Abbas Hazem M.,Nassar Salwa M.,Wahdan Abdelmonem A.

Publisher

Elsevier BV

Subject

Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software

Reference25 articles.

1. Computer Architecture: A Quantitative Approach;Hennesey,1990

2. Hardware structure for Walsh-Hadamard transforms;Bi;Electronic Letters,1998

3. T.C. Chen, M.T. Sun, A.M. Gottlieb, VLSI Implementation of 16×16 DCT, in: Proc. IEEE Int. Conf. Acoustics, Speech, and Signal Processing, Proceedings (ICASSP 1988), vol. 4, 1988, pp. 1973–1976.

4. Efficient hierarchical chaotic image encryption algorithm and its VLSI realization;Yen;IEE Proc. Vis. Image Signal Process.,2000

5. D. Abramson, P. Logothetis, A. Pstula, M. Randall, FPGA based custom computing machines for irregular problems, in: Proc. Fourth Int. Symp. on High-Performance Computer Architecture, Las Vegas, Nevada, 1998, pp. 324–333.

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Block Truncation Coding Algorithm and Hardware Implementation Targeting 1/12 Compression for LCD Overdrive;Journal of Display Technology;2016-04

2. Architecture Analysis of an FPGA-Based Hopfield Neural Network;Advances in Artificial Neural Systems;2014-12-09

3. Dynamic Adaptive Neural Network Array;Unconventional Computation and Natural Computation;2014

4. An Optimal Implementation on FPGA of a Hopfield Neural Network;Advances in Artificial Neural Systems;2011-08-22

5. FPGA-based educational platform for real-time image processing experiments;Computer Applications in Engineering Education;2010-06-18