1. Vikas Agarwal, M.S. Hrishikesh, Stephen W. Keckler, Doug Burger, Clock rate versus ipc: the end of the road for conventional microarchitectures, in: Proceedings of the International Symposium on Computer Architecture, 2000, pp. 248–259.
2. On-line algorithms for path selection in a nonblocking network;Arora;SIAM Journal on Computing,1996
3. Jonathan Babb, Russell Tessier, Anant Agarwal. Virtual wires: overcoming pin limitations in fpga-based logic emulators, in: Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp. 142–151.
4. Vaughn Betz, VPR and T-VPack: versatile packing, placement and routing for FPGAs, , March 27 1999. Version 4.30.
5. Vaughn Betz, Jonathan Rose, FPGA place-and-route challenge, , 1999.