1. International Technology Roadmap for Semiconductors, Design, 2011. .
2. Hans van der Schoot, Taking verification productivity to the next level, TechOnline India, Mentor Graphics, September 27, 2011.
3. High-Level Decision Diagram Simulation for Diagnosis and Soft-Error Analysis;Raik,2010
4. J.C. Madre, O. Coudert, J.P. Billon, Automating the diagnosis and the rectification of design errors with PRIAM, in: Proc. of ICCAD, November 1989, pp. 30–33.
5. Logic design verification via test generation;Abadir;IEEE Transactions on Computer-Aided Design,1988