1. A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Oberg, M. Millberg, D. Lindqvist, Network on chip: An architecture for billion transistor era, in: Proc. of the IEEE NorChip Conference, Vol. 31, (20) 2000.
2. The impact of Moore’s Law and loss of Dennard scaling: Are DSP SoCs an energy efficient alternative to x86 SoCs?;Johnsson,2016
3. Dark silicon and the end of multicore scaling;Esmaeilzadeh;IEEE Micro,2012
4. LRTM: Life-time and reliability-aware task mapping approach for heterogeneous multi-core systems;Namazi,2018
5. Changesub: A power efficient multiple network-on-chip architecture;Baharloo;Comput. Electr. Eng.,2020