1. S. Kumar et al., A network on chip architecture and design methodology, in: IEEE Computer Society Annual Symposium on VLSI (ISVLSI’02), April 2002.
2. L. Benini, G. De Micheli, Networks on chips: a new SoC paradigm, IEEE Computer, January 2002.
3. A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Oberg, D. Lindqvist, Network on chip: an architecture for billion transistor era, in: Proceedings of the International NorChip Conference, September 2000.
4. S. Jovanovic, C. Tanougast, C. Bobda, S. Weber, CuNoC: A Scalable Dynamic NoC for Dynamically Reconfigurable FPGAs, Field Programmable Logic and Applications, 2007. FPL 2007. International Conference on, 27–29 August 2007, pp. 753–756, doi: 10.1109/FPL.2007.4380761.
5. S. Jovanovic, C. Tanougast, C. Bobda, S. Weber, A dynamic communication structure for dynamically reconfigurable FPGAs, Reconfigurable Communication Centric SoCs, ReCoSoC07, June 2007, Montpellier France.