Author:
Farahmandi Farimah,Alizadeh Bijan
Funder
Institute for Research in Fundamental Sciences
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software
Reference34 articles.
1. Equivalence checking of arithmetic circuits on the arithmetic bit level;Stoffel;IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. (TCAD),2006
2. Graph-based algorithms for Boolean function manipulation;Bryant;IEEE Trans. Comput. (TC),1986
3. C.W. Barlett, D.L. Dill, J.R. Levitt, A decision procedure for bit-vector arithmetic, in: Proc. of the 35th Annual Design Automation Conference (DAC), June 1998, pp. 522–527.
4. Taylor expansion diagrams: a canonical representation for verification of data flow designs;Ciesielski;IEEE Trans. Comput.,2006
5. Y. Watanabe, N. Homma, T. Aoki, T. Higuchi, Application of symbolic computer algebra to arithmetic circuit verification, in: Proc. of Intl. Conf. on Computer Design (ICCD), 2007, pp. 25–32.
Cited by
36 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献