1. Evaluation of a soft error tolerance technique based on time and/or space redundancy;Anghel,2000
2. An automated BIST architecture for testing and diagnosing FPGA interconnect faults;Smith;J. Electron. Test.,2006
3. Low overhead fault-tolerant FPGA systems;Lach;IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,1998
4. Fault tolerant methods for reliability in FPGAs;Stott,2008
5. Securing the AES finalists against power analysis attacks;Messerges,2000