Fault Tolerant Quadded Logic Cell Structure with Built-in Adaptive Time Redundancy-Reference-Cited by-同舟云学术

Fault Tolerant Quadded Logic Cell Structure with Built-in Adaptive Time Redundancy

Published:2014 Issue: Volume:22 Page:127-131
ISSN:2212-8271
Container-title:Procedia CIRP
language:en
Short-container-title:Procedia CIRP

Author:

Schiefer Philipp,McWilliam Richard,Purvis Alan

Publisher

Elsevier BV

Subject

General Medicine

Reference18 articles.

1. Practical reliability engineering;O’Connor,2011

2. Fault Detection Capabilities of Alternating Logic;Reynolds;Computers, IEEE Transactions on,1978

3. Fine grain fault tolerance- A key to high reliability for FPGAs in space;Niknahad;in Aerospace Conference, 2012 IEEE,2012

4. Fault tolerant design: An introduction;Dubrova;Department of Microelectronics and Information Technology, Royal Institute of Technology, Stockholm, Sweden,2008

5. Probabilistic logics and the synthesis of reliable organisms from unreliable components;Von Neumann;Automata studies,1956

Cited by 8 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Stuck-at Fault Resilience using Redundant Transistor Logic Gates;2019 IEEE Intl Conf on Dependable, Autonomic and Secure Computing, Intl Conf on Pervasive Intelligence and Computing, Intl Conf on Cloud and Big Data Computing, Intl Conf on Cyber Science and Technology Congress (DASC/PiCom/CBDCom/CyberSciTech);2019-08

2. Zero-maintenance of electronic systems: Perspectives, challenges, and opportunities;Microelectronics Reliability;2018-06

3. Analysis of reliability for fault tolerant design in NANO CMOS logic circuit;Experimental and Theoretical NANOTECHNOLOGY;2018-01-15

4. Design for Zero-Maintenance;Advances in Through-life Engineering Services;2017

5. Ring Oscillator under Laser: Potential of PLL-based Countermeasure against Laser Fault Injection;2016 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC);2016-08