1. Networks on chips: a new soc paradigm;Benini;Computer,2002
2. Hemani, A., Jantsch, A., Kumar, S., Postula, A. Network on chip: An architecture for billion transistor era. Proceeding of the IEEE NorChip Conference Vol 31 2000.
3. Lee, H.G., Chang, N., Ogras, U.Y., Marculescu, R. On-chip communi- cation architecture exploration. ACM Transactions on Design Automation of Electronic Systems 2007; 12(3):23–es. doi:10.1145/1255456.1255460.
4. Srinivasan, K., Chatha, K., Konjevod, G. Linear programming based techniques for synthesis of network-on-chip architectures. In: IEEE Inter- national Conference on Computer Design: VLSI in Computers and Proces- sors, 2004. ICCD 2004. Proceedings. IEEE. ISBN 0-7695-2231-9; 2004,.p. 422-429. doi:10.1109/ICCD. 2004.1347957.
5. Ogras, U., Marculescu, R. Energy- and Performance-Driven NoC Communication Architecture Synthesis Using a Decomposition Approach. In: Design, Automation and Test in Europe. IEEE; 2005, p. 352-357. doi:10.1109/DATE. 2005.137.