1. Interconnect scaling — the real limiter to high performance ULSI;Bohr;Solid State Technol.,1996
2. TDDB reliability improvement of Cu damascene with a bilayer structured a SiC:H dielectric barrier;Chiang;J. Electrochem. Soc.,2004
3. Process and electrical results for the on-die interconnect stack for Intel's 45nm process generation;Moon;Intel Technol. J.,2008
4. Low-k interconnect stack with metal-insulator-metal capacitors for 22nm high volume manufacturing;Ingerly,2012
5. Low-k interconnect stack with a novel self-aligned via patterning process for 32nm high volume manufacturing;Brain,2009