1. Cramming more components onto integrated circuits;Moore;Electronics (Basel),1965
2. M. Lapedus, E. Sperling, Making chips at 3 nm and beyond, semiconductor engineering 16 April 2020 https://semiengineering.com/making-chips-at-3nm-and-beyond/.
3. Electrostatic discharge in semiconductor devices: an overview;Vinson;Proc. IEEE,1998
4. Preventing electrostatic problems in semiconductor manufacturing;Steinman;Compliance Eng.,2004
5. International electrotechnical commission, protection of electronics devices from electrostatic phenomena – general requirements;IEC 61340,2007