1. A 5-GHz mesh interconnect for a teraflops processor;Hoskote;IEEE Micro.,2007
2. B. Towles and W. Dally, Route packets, not wires: on-chip interconnection networks, in: Proc. DAC, 2001.
3. Networks on chips: a new SoC paradigm;Benini;IEEE Comput.,2002
4. Xpipes: a Network-on-Chip architecture for gigascale systems-on-chip;Bertozzi;IEEE Circ. Syst. Mag.,2004
5. C.A. Zeferino, M.E. Kreutz, A.A. Susin, RASoC: a router soft-core for networks-on-chip, in: Proceedings of DATE’04, 2004, pp. 1530–1591.