Author:
Soumya J.,Naveen Kumar K.,Chattopadhyay Santanu
Subject
Hardware and Architecture,Software
Reference49 articles.
1. W. J. Dally, B. Towles, Route packets, not wires: on-chip interconnection networks, in: Design Automation Conference (DAC), Proceedings, 2001, pp. 684–689.
2. Network-on-Chip design and synthesis outlook;Atienza;Integr. VLSI J.,2008
3. Introduction to Algorithms;Cormen,2001
4. R. Pop, S. Kumar, A survey of techniques for mapping and scheduling applications to network on chip systems, ISSN 1404 – 0018, Research Report 04:4, School of Engineering, Jönköping University, 2004.
5. A survey on application mapping strategies for Network-on-Chip design;Sahu;J. Syst. Archit.,2013
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献