1. ORION 2.0: a power-area simulator for interconnection networks;Kahng;IEEE Trans. Very Large Scale Integr.(VLSI) Syst.,2012
2. SPIN: a scalable, packet switched, on-chip micro-network;Adriahantenaina,2003
3. PDG_Gen: a methodology for fast and accurate simulation of on-chip networks;Macdonald;IEEE Trans. Comput.,2014
4. Networks on Chip: Technology and Tools;Benini,2006
5. FALCON: a framework for hierarchical computation of metrics for component-based parameterized socs;Javaid,2014