Author:
Gonzalez-Alberquilla R.,Castro F.,Pinuel L.,Tirado F.
Subject
Hardware and Architecture,Software
Reference27 articles.
1. Power evaluation of a handheld computer;Viredaz;IEEE Micro,2003
2. A 160 Mhz, 32-b, 0.5W CMOS RISC Microprocessor;Montanaro;Digital Technology Journal,1997
3. K. Ghose, M.B. Kamble, Reducing power in superscalar processors caches using Su-banking, multiple line buffers and bit-line segmentation, in: International Symposium on Low-Power Electronics and Design, 1999, pp. 70–75.
4. C.L. Su, A.M. Despain, Cache designs for energy-efficiency, in: Hawaii International Conference on Systems Sciences, 1995, pp. 306–314.
5. P. Racunas, Y.N. Patt, Partitioned first-level cache design for clustered microarchitectures, in: International Conference on Supercomputing, San Francisco, California, 2003, pp. 22–31.
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Critical analysis of cache memory performance concerning miss rate and power consumption;International Journal of Embedded Systems;2022
2. Experiments on Data Placement: Results and Discussion;Heterogeneous Memory Organizations in Embedded Systems;2020
3. Related Work;Heterogeneous Memory Organizations in Embedded Systems;2020
4. Introduction;Heterogeneous Memory Organizations in Embedded Systems;2020
5. A Locality-Aware, Energy-Efficient Cache Design for Large-Scale Multi-Core Systems;2018 IEEE International Conference on Internet of Things (iThings) and IEEE Green Computing and Communications (GreenCom) and IEEE Cyber, Physical and Social Computing (CPSCom) and IEEE Smart Data (SmartData);2018-07