1. Absar, M., Poletti, F., Marchal, P., Catthoor, F., Benini, L.: Fast and power-efficient dynamic data-layout with DMA-capable memories. In: Proceedings of the International Workshop on Power-Aware Real-Time Computing (PACS) (2004)
2. Ahmed, N., Mateev, N., Pingali, K.: Tiling imperfectly-nested loop nests. In: Proceedings of the IEEE/ACM International Conference for High Performance Computing, Networking, Storage, and Analysis (SC). IEEE Computer Society Press, Dallas (2000).
http://dl.acm.org/citation.cfm?id=370049.370401
3. Anagnostopoulos, I., Xydis, S., Bartzas, A., Lu, Z., Soudris, D., Jantsch, A.: Custom microcoded dynamic memory management for distributed on-chip memory organizations. IEEE Embed. Syst. Lett. 3(2), 66–69 (2011).
https://doi.org/10.1109/LES.2011.2146228
4. Atienza, D.: Metodología multinivel de refinamiento del subsistema de memoria dinámica para los sistemas empotrados multimedia de altas prestaciones. Ph.D. thesis, Universidad Complutense de Madrid, Departamento de Arquitectura de Computadores y Automática (2005)
5. Atienza, D., Mamagkakis, S., Catthoor, F., Mendías, J.M., Soudris, D.: Dynamic memory management design methodology for reduced memory footprint in multimedia and wireless network applications. In: Proceedings of Design, Automation and Test in Europe (DATE), vol. 1, pp. 532–537 (2004).
https://doi.org/10.1109/DATE.2004.1268900