Author:
Winters Brian D.,Greenstreet Mark R.
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software
Reference23 articles.
1. Wave-pipelining: A tutorial and research survey;Burleson;IEEE Trans. VLSI Syst.,1998
2. Asynchronous Circuits;Brzozowski,1995
3. A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture;Chappell;IEEE J. Solid-State Circuits,1991
4. A minimalist source-synchronous interface;Chakraborty;In Proceedings of the Fifteenth IEEE ASIC/SOC Conference Rochester, New York,2002
5. Anomalous behaviour of synchronizer and arbiter circuits;Chaney;IEEE Trans. Comput.,1973
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Low Energy Response of Spike Train Encoded Data;Proceedings of Seventh International Congress on Information and Communication Technology;2022-07-27
2. Distributed Phase Correction Technique;2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems;2013-05
3. On-Chip Surfing Interconnect;Advanced Circuits for Emerging Technologies;2012-05-07
4. Energy and Performance Models for Synchronous and Asynchronous Communication;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2011-03
5. Ultralow-Power Operation in Subthreshold Regimes Applying Clockless Logic;Proceedings of the IEEE;2010-02