1. J. Bailey, D. Hammerstrom, Why VLSI implementations of associative VLCN's require connection multiplexing, in: Proceedings of the International Conference on Neural Networks, vol. 2, San Diego, CA, 1988, pp. 173–180
2. T.M. Mc Ginnity, B. Roche, L.P. Maguire, L.J. Mc Daid, Novel architecture and synapse design for hardware implementations of neural networks, vol. 24, No. 1/2 (special issue), Int. J. Comput. Electrical Eng. (Special Issue on Implementing Intelligence on Silicon Integrated Circuits, Part II: New Architectures and Algorithms, Pergamon) 24 (1/2) (1998) 75–88
3. A precise four-quadrant multiplier with subnanosecond response;Gilbert;IEEE J. Solid State Circuits,1968
4. CMOS implementation of analogue Hebbian synaptic learning circuits;Schneider;Proc. Int. Joint Conf. Neural Networks,1991
5. How neural networks learn from experience;Hinton;Sci. Am.,1992