1. W. Lin, S. Reinhardt, D. Burger, Reducing DRAM latencies with an integrated memory hierarchy design, in: Proceedings of the 7th International symposium on High-Performance Computer Architecture, January 2001, pp. 301–312
2. C. Dubach, et al. Fast compiler optimisation evaluation using code-feature based performance prediction, in: Proceedings of the International Conference on Computing Frontiers, May 2007
3. Z. Pan, R. Eigenmann, Fast and effective orchestration of compiler optimizations for automatic performance tuning, in: Code Generation and Optimization, 2006. International Symposium on, March 2006, pp. 319–332
4. G. Rivera, C.W. Tseng, Data transformations for eliminating conflict misses, in: Proc. ACM Int. Conf. on Programming Language Design and Implementation, Montreal, Canada, 1998, pp. 38–49
5. Z. Wang, E. Sha, X. Hu, Combined partitioning and data padding for scheduling multiple loop nests, in: Proc. Int. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems, 2001, pp. 67–75