Author:
Lee Leo,Kang Lewis,Kwon Yong Tae,Kim T.H.,Kim J.H.,Lee E.J.,Lee J.K.
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Solutions for Process Challenges on Fan-Out Wafer Level Packaging of Electronic-Photonic Integration;2023 IEEE 25th Electronics Packaging Technology Conference (EPTC);2023-12-05
2. Research on the welding technology of T/R components assembled with SIP moulds;2023 24th International Conference on Electronic Packaging Technology (ICEPT);2023-08-08
3. A Hybrid Panel Level Package (Hybrid PLP) Technology Based on a 650-mm x 650-mm Platform;2022 IEEE 72nd Electronic Components and Technology Conference (ECTC);2022-05
4. nSiP(System in Package) Platform for various module packaging applications;2021 IEEE 71st Electronic Components and Technology Conference (ECTC);2021-06
5. Effective Thermal Solution via Wafer Level Packaging Materials;2020 IEEE 70th Electronic Components and Technology Conference (ECTC);2020-06