Author:
Zhu Zhang-Ming ,Wan Da-Jing ,Yang Yin-Tang ,
Abstract
The optimization of wire size has become a key technology for improving the chip system performance. Based on the influence of the wire size of interconnects on the delay, power, area and bandwidth, we propose an idea of optimal wire size based on multi-objective optimization method and obtain a multi-objective constrained analytical model by curve-fitting approach. The Hspice verification shows that the analytical model presented in this paper has a high precision and the average error is less than 5%. The algorithm is simple and can effectively compensate for deficiencies in application of quality factor approach and it can be applied to computer-aided design of nano-scale complementary metal-oxide semiconductor (CMOS) system chips.
Publisher
Acta Physica Sinica, Chinese Physical Society and Institute of Physics, Chinese Academy of Sciences
Subject
General Physics and Astronomy
Reference19 articles.
1. Shannon C 1948 Bell System Technology Journal 27 356
2. Semiconductor Industry Assocaition 2007 International Technology Roadmap for Semiconductors
3. Magdy A E 2003 13th ACM Great Lakes Symposium on VLSI Washington, DC, USA, April 28—29, 2003 p65
4. Mui M L, Banerjee K, Mehrotra A 2004 IEEE Trans. Electron Devices 51 195
5. Li X C 2005 IEEE Trans. Electron Devices 52 2272
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献