Affiliation:
1. Federal Research Center “Computer Science and Control” of the Russian Academy of Sciences
Abstract
The article considers the problem of developing synchronous and self-timed (ST) digital circuits that are tolerant to soft errors. Synchronous circuits traditionally use the 2-of-3 voting principle to ensure single failure, resulting in three times the hardware costs. In ST circuits, due to dual-rail signal coding and two-phase control, even duplication provides a soft error tolerance level 2.1 to 3.5 times higher than the triple modular redundant synchronous counterpart. The development of new high-precision software simulating microelectronic failure mechanisms will provide more accurate estimates for the electronic circuits’ failure tolerance.
Publisher
National University of Science and Technology MISiS
Reference10 articles.
1. Viktorova V.S., Lubkov N.V., Stepanyants A.S. Reliability analysis of fault-tolerant control computing systems. Moscow: Institute for Control Problems of the Russian Academy of Sciences; 2016. 117 p. (In Russ.). https://www.ipu.ru/sites/default/files/card_file/VLS.pdf (accessed: 08.06.2021).
2. Alagoz B.B. Boolean Logic with Fault Tolerant Coding. OncuBilim Algorithm and Systems Labs. 2009. V. 09, Art. No 03.
3. Dubrova E. Fault-tolerant design. KTH Royal Institute of Technology, Krista, Sweden, 2013, Springer, 185 p. https://doi.org/10.1007/978-1-4614-2113-9
4. Zakharov V., Stepchenkov Y., Diachenko Y., Rogdestvenski Y., Self-Timed Circuitry Retrospective. International Conference Engineering Technologies and Computer Science EnT. Moscow (Russia), 24–27 June 2020, pp. 58—64.
5. Stepchenkov Y.A., Kamenskih A.N., Diachenko Y.G., Rogdestvenski Y.V., Diachenko D.Y. Fault-tolerance of self-timed circuits. 10th International Conference on Dependable Systems, Services, and Technologies (DESSERT), 2019. https://doi.org/10.1109/DESSERT.2019.8770047