Affiliation:
1. National Sun Yat-sen University
Abstract
Abstract
This research presents a simulated device structure for an Inductive Line Tunneling Tunnel Field-Effect Transistor (iTFET) with a high Schottky barrier and a control gate. We based our design process on real-world production components, factored in actual processing steps, and verified all software parameters to ensure the study's close alignment with practical manufacturing scenarios. Our configuration employs Silicon Germanium (SiGe), a narrow-bandgap semiconductor known for its cost-effectiveness, mature technology, and ability to enhance electron tunneling. We implemented Schottky Barrier Height (SBH) modulation engineering to increase the ON- state current (ION) by integrating an electrode into the semiconductor via Schottky contact. To further optimize the device performance, a control gate was included between the source and drain regions. This modification increased the ION and reduced the OFF-state current (IOFF) through the manipulation of the electric field. The simulation results demonstrated an average subthreshold swing (SSAVG) of 31.5 mV/dec, an ION of 4.96x10-6 A/μm, and an ION/IOFF ratio of 1.1x108 at a VDS of 0.2V, indicating a remarkably low subthreshold swing. These outcomes highlight the feasibility of utilizing a low thermal budget approach to fabricate high-performing TFETs that are well-suited for economical and low-energy applications.
Publisher
Research Square Platform LLC
Reference45 articles.
1. Short-Channel Effects in Tunnel FETs;Wu J;IEEE Trans. Electron Devices,2015
2. S. Bangsaruntip, G. M. Cohen, A. Majumdar, and J. W. Sleight, “Universality of short-channel effects in undoped-body silicon nanowire MOSFETs,” IEEE Electron Device Lett., vol. 31, no. 9, pp. 903–905, Jul. 2010, doi: 10.1109/LED.2010.2052231.
3. A. M. Ionescu and H. Riel, “Tunnel field-effect transistors as energy efficient electronic switches,” Nature, vol. 479, no. 7373, pp. 329–337, Nov. 2011. doi: 10.1038/nature10679
4. P. F. Wang et al., “Complementary tunneling transistor for low power application,” Solid State Electron., vol. 48, no. 12, pp. 2281–2286, Dec. 2004.
5. P. Raut, U. Nanda, D. K. Panda and H. P. T. Nguyen, "Performance Analysis of Double Gate Junctionless TFET with respect to different high-k materials and oxide thickness," 2022 2nd International Conference on Artificial Intelligence and Signal Processing (AISP), Vijayawada, India, 2022, pp. 1–5, doi: 10.1109/AISP53593.2022.9760584.