1. [1] Dally, W. and Towles, B.: Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA (2003).
2. [2] Pasricha, S. and Zou, Y.: A low overhead fault tolerant routing scheme for 3-D networks-on-chip, Int. Symp. Quality Electron. Design, pp.1-8 (2011).
3. [3] Rusu, C., Anghel, L. and Avresky, D.: Adaptive inter-layer message routing in 3D networks-on-chip, Microprocessors and Microsystems, Vol.35, No.7, pp.613-631 (Oct. 2011).
4. [4] Feng, C., Zhang, M., Li, J., Jiang, J. and Jantsch, A.: A Low-Overhead Fault-Aware Deflection Routing Algorithm for 3D Network-on-Chip, Proc. 2011 IEEE Computer Society Annual Symposium, pp.19-24 (2011).
5. [5] Anjan, K.V. and Pinkston, T.: An efficient fully adaptive deadlock recovery scheme: DISHA, Proc. 22nd annual international symposium on Computer architecture, pp.201-210 (June 1995).