1. 1) Cheng, K.-T., et al.: Test Challenges for Deep Sub-Micron Technologies, Design Automation Conf., pp.142-149 (2000).
2. 2) Girard, P., Nicolici, N. and Wen, X.: Power-Aware Testing and Test Strategies for Low Power Devices, Springer (2009).
3. 3) Saxena, J., Butler, K., Jayaram, V.B. and Kundu, S.: A Case Study of IR-Drop in Structured At-Speed Testing, Proc. International Test Conf., pp.1098-1104 (2003).
4. 4) Jagan, L., Hora, C., Kruseman, B., Eichenberger, S., Majhi, A.K. and Kamakoti, V.: Impact of Temperature on Test Quality, Proc. International Conference on VLSI Design, pp.276-281 (2010).
5. 5) Rearick, J.: Too much delay fault coverage is a bad thing, International Test Conference, pp.624-633 (2001).