Design and Implementation of Fast Fourier Transform (FFT) using VHDL Code
-
Published:2018-06-25
Issue:8
Volume:6
Page:268
-
ISSN:2278-9359
-
Container-title:International Journal of Emerging Research in Management and Technology
-
language:
-
Short-container-title:IJERMT
Author:
Singhal Akarshika,Goen Anjana,Mohapatrara Tanu Trushna
Abstract
The Discrete Fourier Transform (DFT) can be implemented very fast using Fast Fourier Transform (FFT). It is one of the finest operation in the area of digital signal and image processing. FFT is a luxurious operation in terms of MAC. To achieve FFT calculation with a many points and with maximum number of samples the MACs requirement could not be matched by efficient hardware’s like DSP. A parallel and pipelined Fast Fourier Transform (FFT) processor for use in the Orthogonal Frequency division Multiplexer (OFDM) and WLAN, unlike being stored in the traditional ROM. The twiddle factors in our pipelined FFT processor can be accessed directly. In this paper, we present the implementation of fast algorithms for the DFT for evaluating their performance. The performance of this algorithm by implementing them on the Xillinx 9.2i Spartan 3E FPGAs by developing our own FFT processor architecture.
Publisher
Advance Academic Publisher
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献