1. Wang, A.: ‘On-chip ESD protection for integrated circuits’, (Kluwer Academic Publishers 2002)
2. Amerasekera, A., and Duvvury, C.: ‘ESD in silicon integrated circuits’, (Wiley, New York 1995)
3. A low-voltage triggering SCR for on-chip ESD protection at output and input pads
4. Chatterjee, A., Duvvury, C., Yang, P., and Amerasekera, E.: ‘Gate coupled SCR for ESD protection circuits’, US, (5907462)