Author:
Baker W.I.,Mahmood A.,Carlson B.S.
Publisher
Institution of Engineering and Technology (IET)
Subject
Electrical and Electronic Engineering
Reference24 articles.
1. How circuit size affects parallelism
2. Parallel logic simulation of VLSI systems
3. ‘Parallel logic simulation: an evaluation of centralized-time and distributed-time algorithms’, Tech. Rep., CSL-TR-92-527, Stanford University, 1992
4. A time-based model for investigating parallel logic-level simulation
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献