From static ternary adders to high‐performance race‐free dynamic ones-Reference-Cited by-同舟云学术

From static ternary adders to high‐performance race‐free dynamic ones

Author:

Rezaie Shirin¹,Faghih Mirzaee Reza²^ORCID,Navi Keivan³,Hashemipour Omid³

Affiliation:

1. Department of Computer EngineeringScience and Research Branch, Islamic Azad UniversityTehranIran

2. Department of Computer EngineeringShahr‐e‐Qods BranchIslamic Azad UniversityTehranIran

3. Faculty of Electrical and Computer EngineeringShahid Beheshti University, G.C.TehranIran

Publisher

Institution of Engineering and Technology (IET)

Subject

General Engineering,Energy Engineering and Power Technology,Software

Link

Reference28 articles.

1. The future of wires;Ho R.;Proc. IEEE,2001

2. SakuraiT.: ‘Perspectives on power‐aware electronics’.IEEE Int. Solid‐State Circuits Conf. Digest of Technical Papers 2003 vol. 1 pp.26–29

3. NigussieE.E.: ‘Exploration and design of high performance variation tolerant on‐chip interconnects’. PhD thesis University of Turku 2010

5. DubrovaE.: ‘Multiple‐valued logic in VLSI: challenges and opportunities’.Proc. NORCHIP 1999 pp.340–350

Cited by 10 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

4. An Approximate Ternary Full Adder using Carbon nanotube field effect transistors;2022 5th International Conference on Multimedia, Signal Processing and Communication Technologies (IMPACT);2022-11-26