Leakage power analysis and reduction: models, estimation and tools-Reference-Cited by-同舟云学术

Leakage power analysis and reduction: models, estimation and tools

Published:2005 Issue:3 Volume:152 Page:353
ISSN:1350-2387
Container-title:IEE Proceedings - Computers and Digital Techniques
language:en
Short-container-title:IEE Proc., Comput. Digit. Tech.

Author:

Agarwal A.,Mukhopadhyay S.,Kim C.H.,Raychowdhury A.,Roy K.

Publisher

Institution of Engineering and Technology (IET)

Subject

Computational Theory and Mathematics,Hardware and Architecture,Theoretical Computer Science

Link

https://digital-library.theiet.org/content/journals/10.1049/ip-cdt_20045084?crawler=true&mimetype=application/pdf

Reference23 articles.

1. Design challenges of technology scaling

2. Brews, J.: ‘High speed semiconductor devices’, (John Wiley & Sons, New York 1990)

3. Roy, K., and Prasad, S.C.: ‘Low-power CMOS VLSI circuit design’, (Wiley Interscience Publications, New York 2000)

4. International Technology Roadmap for Semiconductors, 2001 Edition, Semiconductor Industry Assoc, Available at http://public.itrs.net/Files/2001ITRS/Home.htm

5. Taur, Y., and Ning, T.H.: ‘Fundamentals of modern VLSI devices’, (Cambridge University Press, New York 1998)

Cited by 25 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Research and Technologies for next-generation high-temperature data centers – State-of-the-arts and future perspectives;Renewable and Sustainable Energy Reviews;2023-01

2. A Highly Accurate Machine Learning Approach to Modelling PVT Variation Aware Leakage Power in FinFET Digital Circuits;2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS);2019-11

3. A novel technique for static leakage reduction in 16 nm CMOS design;International Journal of Electronics Letters;2018-10-19

4. Design for Test and Diagnosis of Power Switches;Journal of Circuits, Systems and Computers;2015-12-28

5. On the Test and Mitigation of Malfunctions in Low-Power SRAMs;Journal of Electronic Testing;2014-10