0.1–5 GHz wideband ΔΣ fractional‐N frequency synthesiser for software‐defined radio application-Reference-Cited by-同舟云学术

0.1–5 GHz wideband ΔΣ fractional‐N frequency synthesiser for software‐defined radio application

Published:2019-10 Issue:7 Volume:13 Page:1071-1077
ISSN:1751-858X
Container-title:IET Circuits, Devices & Systems
language:en
Short-container-title:IET Circuits, Devices & Systems

Author:

Zhang Zhao¹²^ORCID,Yang Jincheng¹²,Liu Liyuan¹²,Qi Nan¹²^ORCID,Feng Peng¹²,Liu Jian¹²,Wu Nanjian¹²

Affiliation:

1. State Key Laboratory of Superlattice and MicrostructuresInstitute of Semiconductors, Chinese Academy of SciencesBeijing100083People's Republic of China

2. Center of Materials Science and Optoelectronics EngineeringUniversity of Chinese Academy of SciencesBeijing100049People's Republic of China

Publisher

Institution of Engineering and Technology (IET)

Subject

Electrical and Electronic Engineering,Control and Systems Engineering

Link

https://onlinelibrary.wiley.com/doi/pdf/10.1049/iet-cds.2018.5271

Reference18 articles.

1. A 2.0–5.5 GHz Wide Bandwidth Ring-Based Digital Fractional-N PLL With Extended Range Multi-Modulus Divider

2. A 1.25-to-6.25 GHz −237.2-dB FOM wideband self-biased PLL for multi-rate serial link data transmitter

3. A 0.4–6-GHz Frequency Synthesizer Using Dual-Mode VCO for Software-Defined Radio

4. An integrated 0.38–6 GHz, 9–12 GHz fully differential fractional-N frequency synthesizer for multi-standard reconfigurable MIMO communication application

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Ku-Band Fractional-N Frequency Synthesizer with Adaptive Loop Bandwidth Control;Electronics;2021-01-07

2. CMOS analog and mixed-signal phase-locked loops: An overview;Journal of Semiconductors;2020-11-01