Author:
Gao S.,Chabini N.,Al-Khalili D.,Langlois P.
Publisher
Institution of Engineering and Technology (IET)
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference13 articles.
1. Using truncated multipliers in DCT and IDCT hardware accelerators
2. Fast compensative design approach for the approximate squaring function
3. Stallings, W.: ‘Cryptography and network security: principles and practice’, 3rd(Prentice-Hall 2003),ISBN: 0-13-091429-0
4. http://www.xilinx.com/
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Optimized FPGA-Based Datapath for the Iterative Design for the Factorial Function;2022 IEEE 13th Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON);2022-10-12
2. FPGA-Based Designs of the Factorial Function;2022 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE);2022-09-18
3. Single and multiple precision sequential large multipliers for field-programmable gate arrays;TURKISH JOURNAL OF ELECTRICAL ENGINEERING & COMPUTER SCIENCES;2016
4. Asymmetric large size multipliers with optimised FPGA resource utilisation;IET Computers & Digital Techniques;2012-11-01
5. Multipliers for floating-point double precision and beyond on FPGAs;ACM SIGARCH Computer Architecture News;2010-09-14