Throughput/area optimised pipelined architecture for elliptic curve crypto processor-Reference-Cited by-同舟云学术

Throughput/area optimised pipelined architecture for elliptic curve crypto processor

Published:2019-03-25 Issue:5 Volume:13 Page:361-368
ISSN:1751-8601
Container-title:IET Computers & Digital Techniques
language:en
Short-container-title:IET Computers & Digital Techniques

Author:

Imran Malik¹,Rashid Muhammad²^ORCID,Jafri Atif Raza¹,Kashif Muhammad³

Affiliation:

1. Department of Electrical EngineeringBahria UniversityIslamabadPakistan

2. Department of Computer EngineeringUmm Al‐Qura UniversityMakkahSaudi Arabia

3. Department of Electronics and Computer EngineeringIstanbul Sehir UniversityIstanbulTurkey

Publisher

Institution of Engineering and Technology (IET)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Link

https://onlinelibrary.wiley.com/doi/pdf/10.1049/iet-cdt.2018.5056

Reference25 articles.

1. A method for obtaining digital signatures and public-key cryptosystems

2. Elliptic curve cryptosystems

3. National Institute of Standards and Technology (NIST): ‘Recommended elliptic curves for federal government use’ July1999. Available athttp://csrc.nist.gov/CryptoToolkit/dss/ecdsa/NISTReCur.pdf accessed April 2018

4. Fast Elliptic Curve Cryptography on FPGA

5. FPGA implementation of high performance elliptic curve cryptographic processor over

Cited by 47 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A High Speed and Area Efficient Processor for Elliptic Curve Scalar Point Multiplication for GF(2 ^m );IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-08

2. Secure ECDSA SRAM-PUF Based on Universal Single/Double Scalar Multiplication Architecture;Micromachines;2024-04-21

3. An Optimized Point Multiplication Strategy in Elliptic Curve Cryptography for Resource-Constrained Devices;Mathematics;2024-03-17

4. High-Performance ECC Scalar Multiplication Architecture Based on Comb Method and Low-Latency Window Recoding Algorithm;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-02

5. FPGA Implementation of Elliptic-Curve Point Multiplication Over GF(2²³³) Using Booth Polynomial Multiplier for Area-Sensitive Applications;IEEE Access;2024