Low complexity and area efficient reconfigurable multimode interleaver address generator for multistandard radios-Reference-Cited by-同舟云学术

Low complexity and area efficient reconfigurable multimode interleaver address generator for multistandard radios

Published:2016-03 Issue:2 Volume:10 Page:59-68
ISSN:1751-8601
Container-title:IET Computers & Digital Techniques
language:en
Short-container-title:IET Computers & Digital Techniques

Author:

Venkatachalam Nithish Kumar¹,Gopalakrishnan Lakshminarayanan¹,Sellathurai Mathini²

Affiliation:

1. Department of Electronics and Communication EngineeringNational Institute of Technology TiruchirappalliTamilnaduIndia

2. School of Engineering and Physical SciencesHeriot‐Watt UniversityEdinburghUnited Kingdom

Funder

UK-India Education and Research Initiative

Publisher

Institution of Engineering and Technology (IET)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Link

https://onlinelibrary.wiley.com/doi/pdf/10.1049/iet-cdt.2015.0070

Reference24 articles.

1. Cognitive radio: making software radios more personal;Mitola J.;IEEE Pers. Commun.,1999

2. Mitola J.: ‘Cognitive radio – an integrated agent architecture for software defined radio’.PhD thesis Royal Institute of Technology (KTH) 2000

3. Broadband wireless access solutions–Progressive challenges and potential value of next generation;Konhauser W.;Wireless Pers. Common.,2006

4. IEEE 802.11a: ‘Wireless LAN medium access control (MAC) and physical layer (PHY) specifications: high‐speed physical layer in the 5 GHz band’ 1999

5. IEEE 802.11g: ‘Wireless LAN medium access control (MAC) and physical layer (PHY) specifications: further higher data rate extension in the 2.4 GHz band’ 2003

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A reduced complexity rate-matching and channel interleaver/de-interleaver for 5G NR;Engineering Research Express;2024-04-04

2. High Speed and Area Efficient Address Generator architecture for WiMAX Deinterleaver;2022-08-08

3. Reconfigurable address generator for multi-standard interleaver;Microprocessors and Microsystems;2019-03