Author:
Bardine A.,Comparetti M.,Foglia P.,Gabrielli G.,Prete C.A.
Publisher
Institution of Engineering and Technology (IET)
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference30 articles.
1. An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches
2. Clock rate versus IPC
3. Dally, W.J., and Towles, B.: ‘Principles and practices of interconnection networks’, (Morgan Kaufmann 2003)
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献