ProNoC: A low latency network-on-chip based many-core system-on-chip prototyping platform-Reference-Cited by-同舟云学术

ProNoC: A low latency network-on-chip based many-core system-on-chip prototyping platform

Author:

Monemi Alireza,Tang Jia Wei,Palesi Maurizio,Marsono Muhammad N.

Funder

UTM

Publisher

Elsevier BV

Subject

Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software

Reference87 articles.

1. Route packets, not wires: on-chip interconnection networks;Dally,2001

2. The international technology roadmap for semiconductors (ITRS), 2011, (http://www.itrs2.net/itrs-reports.html).

3. Mapping on multi/many-core systems: survey of current and emerging trends;Singh,2013

4. Low-latency virtual-channel routers for on-chip networks;Mullins,2004

5. Express virtual channels: towards the ideal interconnection fabric;Kumar,2007

Cited by 44 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Memory Access Acceleration Through Architecture Design for Edge SoCs;2024 IEEE 35th International Conference on Application-specific Systems, Architectures and Processors (ASAP);2024-07-24

5. OpenPiton Optimizations Towards High Performance Manycores;Proceedings of the 16th International Workshop on Network on Chip Architectures;2023-10-28