1. Ashur, A.S.: ‘New efficient multiplication structures and their applications’, 1996, Ph.D, University of Nottingham Dept. of Electrical and Electronic Eng.
2. Design of most-significant-bit-first serial multiplier
3. High-speed VLSI arithmetic processor architectures using hybrid number representation
4. Moran, J., Rios, I., and Meneses, J.: ‘Signed digit arithmetic on FPGAs’, Moore, W., Luk, W., More FPGAs, (Abington EE&CS books 1994), p. 250–261