Designing and simulation a 15-bit successive approximation register analog-to-digital converter-Reference-Cited by-同舟云学术

Designing and simulation a 15-bit successive approximation register analog-to-digital converter

Published:2023-05-25 Issue: Volume:87 Page:1-8
ISSN:1859-1043
Container-title:Journal of Military Science and Technology
language:
Short-container-title:JMST

Author:

Pham Duy Phong,Pham Xuan Thanh,Nguyen Thi Viet Ha ,Hoang Manh Kha

Abstract

Analog-to-digital converters (ADC) are widely employed to monitor long-term signal characteristics in wireless sensor networks and healthcare electronic devices. It is critical in these applications to use an energy-efficient ADC to extend battery life. This paper presents a 15-bit successive-approximation register (SAR) ADC for using in biomedical processing systems. The segmentation degrees (the amount of bits in each divided capacitive sub-array) are optimized to minimize switching power and area based on linearity and matching requirements. The proposed SAR ADC is simulated by using Simulink of Matlab. The simulated results show that the ADC achieves 14.78-bit of effective numbers of bits (ENoB), 111.5 dB of the spurious-free dynamic range (SFDR) with 90.74 dB of signal-to-noise ratio (SNR) at a sampling rate of 10MHz.

Publisher

Academy of Military Science and Technology

Reference16 articles.

1. [1]. P. Fiedler, R. Mühle, S. Griebel, P. Pedrosa, C. Fonseca, F. Vaz, F. Zanow, and J. Haueisen, “Contact pressure and flexibility of multipin dry EEG electrodes” IEEE Trans. Neural Systems and Rehabilitation Engineering., vol. 26, no. 4, pp. 750–757, (2018).

2. [2]. X. T. Pham, N. T. Nguyen, V. -N. Nguyen and J. -W. Lee, “Area and Power-Efficient Capacitively-Coupled Chopper Instrumentation Amplifiers in 28 nm CMOS for Multi-Channel Biosensing Applications,” in IEEE Access, vol. 9, pp. 86773-86785, (2021).

3. [3]. X. T. Pham, V. -N. Nguyen, J. -S. Kim and J. -W. Lee, “A 0.52 μW, 38 nV/√Hz Chopper Amplifier With a Low-Noise DC Servo Loop, an Embedded Ripple Reduction Loop, and a Squeezed Inverter Stage,” in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 68, no. 6, pp. 1793-1797, (2021).

4. [4]. B. Murmann, "The Race for the Extra Decibel: A Brief Review of Current ADC Performance Trajectories," in IEEE Solid-State Circuits Magazine, vol. 7, no. 3, pp. 58-66, (2015).

5. [5]. Y. Chen et al., "Split capacitor DAC mismatch calibration in successive approximation ADC," 2009 IEEE Custom Integrated Circuits Conference, pp. 279-282, (2009).