Software-Based Self-Test of Embedded Microprocessors

Author:

Bernardi Paolo1,Grosso Michelangelo1,Sánchez Ernesto1,Reorda Matteo Sonza1

Affiliation:

1. Politecnico di Torino, Italy

Abstract

In the recent years, the usage of embedded microprocessors in complex SoCs has become common practice. Their test is often a challenging task, due to their complexity, to the strict constraints coming from the environment and the application, and to the typical SoC design paradigm, where cores (including microprocessors) are often provided by third parties, and thus must be seen as black boxes. An increasingly popular solution to this challenge is based on developing a suitable test program, forcing the processor to execute it, and then checking the produced results (Software-Based Self Test, or SBST). The SBST methodology is particularly suitable for being applied at the end of manufacturing and in the field as well, to detect the occurrence of faults caused by environmental stresses and intrinsic aging (e.g., negative bias temperature instability, hot carriers injection) in embedded systems. This chapter provides an overview of the main techniques proposed so far in the literature to effectively generate test programs, ranging from manual ad hoc techniques to automated and general ones. Some details about specific hardware modules that can be fruitfully included in a SoC to ease the test of the processor when the SBST technique is adopted are also provided.

Publisher

IGI Global

Reference27 articles.

1. Bayraktaroglu, I., & Hunt, J. J. D. & Watkins, J. (2006). Cache Resident Functional Microprocessor Testing: Avoiding High Speed IO Issues. In IEEE International Test Conference, paper 27.2

2. Bernardi, P., Christou, K., Grosso, M., Michael, M. K., & Sanchez, E. E. M. & Sonza Reorda, M. (2008). A Novel SBST Generation Technique for Path-Delay Faults in Microprocessors Exploiting Gate- and RT-Level Descriptions. In IEEE VLSI Test Symposium, (pp. 389-394)

3. Bernardi, P., Rebaudengo, M., & Sonza Reorda, M. M. (2004). Using Infrastructure-IP to support SW-based self-test of processor cores. In IEEE International Workshop on Microprocessor Test and Validation, (pp. 22-27)

4. Functional Testing of Microprocessors

5. Bushard, L., Chelstrom, N., Ferguson, S., & Keller, B. (2006). DFT of the Cell Processor and its Impact on EDA Test Software. In IEEE Asian Test Symposium, (pp. 369-374).

Cited by 6 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3