Affiliation:
1. Politecnico di Torino, Italy
Abstract
In the recent years, the usage of embedded microprocessors in complex SoCs has become common practice. Their test is often a challenging task, due to their complexity, to the strict constraints coming from the environment and the application, and to the typical SoC design paradigm, where cores (including microprocessors) are often provided by third parties, and thus must be seen as black boxes. An increasingly popular solution to this challenge is based on developing a suitable test program, forcing the processor to execute it, and then checking the produced results (Software-Based Self Test, or SBST). The SBST methodology is particularly suitable for being applied at the end of manufacturing and in the field as well, to detect the occurrence of faults caused by environmental stresses and intrinsic aging (e.g., negative bias temperature instability, hot carriers injection) in embedded systems. This chapter provides an overview of the main techniques proposed so far in the literature to effectively generate test programs, ranging from manual ad hoc techniques to automated and general ones. Some details about specific hardware modules that can be fruitfully included in a SoC to ease the test of the processor when the SBST technique is adopted are also provided.
Reference27 articles.
1. Bayraktaroglu, I., & Hunt, J. J. D. & Watkins, J. (2006). Cache Resident Functional Microprocessor Testing: Avoiding High Speed IO Issues. In IEEE International Test Conference, paper 27.2
2. Bernardi, P., Christou, K., Grosso, M., Michael, M. K., & Sanchez, E. E. M. & Sonza Reorda, M. (2008). A Novel SBST Generation Technique for Path-Delay Faults in Microprocessors Exploiting Gate- and RT-Level Descriptions. In IEEE VLSI Test Symposium, (pp. 389-394)
3. Bernardi, P., Rebaudengo, M., & Sonza Reorda, M. M. (2004). Using Infrastructure-IP to support SW-based self-test of processor cores. In IEEE International Workshop on Microprocessor Test and Validation, (pp. 22-27)
4. Functional Testing of Microprocessors
5. Bushard, L., Chelstrom, N., Ferguson, S., & Keller, B. (2006). DFT of the Cell Processor and its Impact on EDA Test Software. In IEEE Asian Test Symposium, (pp. 369-374).
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献