A Reconfiguration Method to Improve the Yield of Bandwidth-Limited Pipelined ADCs-Reference-Cited by-同舟云学术

A Reconfiguration Method to Improve the Yield of Bandwidth-Limited Pipelined ADCs

Published:2012-01 Issue:1 Volume:2 Page:1-16
ISSN:2156-1737
Container-title:International Journal of Measurement Technologies and Instrumentation Engineering
language:en
Short-container-title:

Author:

Camarero David¹,Lagziri Manal¹,Suenaga Kay¹,Picos Rodrigo¹,Garcia-Moreno Eugeni¹

Affiliation:

1. University of Balearic Islands, Spain

Abstract

An off-line reconfiguration method is proposed for pipelined ADCs to improve their fabrication yield. Some nonlinearities generated by op amps in pipelined ADC stages depend on their bandwidth, while their equivalent input-referred errors depend on the stage position. From these premises, the method is conceived as a two steps process. During the first step, an alternate-test based technique determines the best stage, from the bandwidth point of view, as the front-end stage. In the second step, analog residue path interconnections and a stage scaling are configured according to the results from the first step. This method has been verified for a 10-bits ADC, designed in a 65 nm CMOS technology, by means of Monte Carlo simulations, with promising results.

Publisher

IGI Global

Subject

General Engineering

Reference16 articles.

1. Anderson, M., Norling, K., Dreyfert, A., & Yuan, J. (2005). A reconfigurable pipelined ADC in 0.18 m CMOS. In Proceedings of the Symposium on Very Large System Integration Circuits: Digest of Technical Papers (pp. 326-329).

2. Testing analog and mixed-signal integrated circuits using oscillation-test method

3. Sub-1-V design techniques for high-linearity multistage/pipelined analog-to-digital converters

4. A 12-bit 80-MSample/s pipelined ADC with bootstrapped digital calibration

5. A Built-in-Self-Test Σ-Δ ADC Prototype