Affiliation:
1. IHP, Frankfurt (Oder), Germany
2. University of Bologna, Bologna, Italy
3. Intel Mobile Communications, Neubiberg, Germany
Abstract
In this paper the authors present the concept and evaluation results of a complex GALS ASIC demonstrator in 40 nm CMOS process. This chip, named Moonrake, compares synchronous and GALS synchronization technology in a homogeneous experimental setting: same baseline designs, same manufacturing process, same die. The chip validates GALS technology for both point-to-point and network-centric on-chip communications, demonstrating its potentials for different applications. The design analysis, measurement and test results confirm the potential of GALS approach for the scaled technologies, showing the significant benefits in respect to area, power, and EMI when it comes to the complex system implementation. Furthermore, 91% of the tests performed on the GALS network-on-chip test structures completed successfully, validating the timing robustness of new area and latency-efficient synchronization schemes and proving that the design flow for GALS synchronization technology can be implemented by means of mainstream industrial tools.
Reference16 articles.
1. Beer, S., Ginosar, R., Priel, M., Dobkin, R., & Kolodny, A. (2010). The devolution of synchronizers. In Proceedings of the IEEE Symposium on Asynchronous Circuits and Systems (pp. 94-103).
2. Beigne, E., Clermidy, F., Durupt, J., Lhermet, H., Miermont, S., & Thonnart, Y. …Vivet, P. (2008). An asynchronous power aware and adaptive NoC based circuit. In Proceedings of the IEEE Symposium on Very Large System Integration Circuits (pp. 190-191).
3. Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers.;J.Cortadella;IEICE Transactions on Information and Systems,1997
4. Fan, X., Krstić, M., & Grass, E. (2009). Analysis and optimization of pausible clocking based GALS design. In Proceedings of the International Conference on Computer Design (pp. 358-365).
5. Fan, X., Krstic, M., Wolf, C., & Grass, E. (2010). A GALS FFT processor with clock modulation for low-EMI applications. In Proceedings of the 21st IEEE International Conference on Application-specific Systems Architectures and Processors (pp. 273-278).
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Silicon Validation of GALS Methods and Architectures in a State-of-the-Art CMOS Process;Advances in Systems Analysis, Software Engineering, and High Performance Computing;2014